JPS62542B2 - - Google Patents

Info

Publication number
JPS62542B2
JPS62542B2 JP1348982A JP1348982A JPS62542B2 JP S62542 B2 JPS62542 B2 JP S62542B2 JP 1348982 A JP1348982 A JP 1348982A JP 1348982 A JP1348982 A JP 1348982A JP S62542 B2 JPS62542 B2 JP S62542B2
Authority
JP
Japan
Prior art keywords
input
output
channel
queue
activation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1348982A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58129629A (ja
Inventor
Yoshihisa Shibata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP1348982A priority Critical patent/JPS58129629A/ja
Publication of JPS58129629A publication Critical patent/JPS58129629A/ja
Publication of JPS62542B2 publication Critical patent/JPS62542B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP1348982A 1982-01-29 1982-01-29 入出力制御装置 Granted JPS58129629A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1348982A JPS58129629A (ja) 1982-01-29 1982-01-29 入出力制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1348982A JPS58129629A (ja) 1982-01-29 1982-01-29 入出力制御装置

Publications (2)

Publication Number Publication Date
JPS58129629A JPS58129629A (ja) 1983-08-02
JPS62542B2 true JPS62542B2 (en]) 1987-01-08

Family

ID=11834526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1348982A Granted JPS58129629A (ja) 1982-01-29 1982-01-29 入出力制御装置

Country Status (1)

Country Link
JP (1) JPS58129629A (en])

Also Published As

Publication number Publication date
JPS58129629A (ja) 1983-08-02

Similar Documents

Publication Publication Date Title
US4901232A (en) I/O controller for controlling the sequencing of execution of I/O commands and for permitting modification of I/O controller operation by a host processor
US4939644A (en) Input/output controller for controlling the sequencing of the execution of input/output commands in a data processing system
US5031091A (en) Channel control system having device control block and corresponding device control word with channel command part and I/O command part
US7484017B1 (en) Dequeuing from a host adapter two-dimensional queue
US4077058A (en) Method and apparatus for executing an extended decor instruction
US8495261B2 (en) Redispatching suspended tasks after completion of I/O operations absent I/O interrupts
JPS62542B2 (en])
JPS62541B2 (en])
JPS62543B2 (en])
US6789134B1 (en) Dequeuing from a host adapter two-dimensional queue
JP3139310B2 (ja) ディジタル信号処理装置
JPS6240736B2 (en])
JP2883488B2 (ja) 命令処理装置
JPH0425581B2 (en])
JPH07114522A (ja) マルチプロセッサシステム
JP3127737B2 (ja) ディジタル信号処理装置
JP2624519B2 (ja) 計算機システムにおける入出力装置の起動処理方法
JPS5942331B2 (ja) プロセツサソウチノセイギヨホウシキ
JPH0766357B2 (ja) 入出力制御方式
JPS6239779B2 (en])
JPS6149695B2 (en])
JPS6048563A (ja) チャネル制御方式
JPH1027153A (ja) バス転送装置
JPS61166659A (ja) チヤネル制御方式
JPH0424733B2 (en])